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SECTION I
INTRODUCTION AND SUMMARY
This report presents the results of work performed under Contr
NASS-24182 to develop a Ku-band Solid State Spacecraft Transmitter.
previous two-year NASA contract, NASS-20894, a breadboard version of an all-
IMPATT spacecraft transmitter was developed. The accomplishments made during
the earlier program formed part of the technology base for the next phase of
development under tie current contract. The principal difference in the
programs under the two con*_racts is that under Contract NASS-24182 the center
operating frequency was shifted from 13.525 GHz to 15.085 GHz, and increased
emphasis was placed on transmitter reliability. The program goal was to
achieve an operating lifetime of five years. In response to these new require-
ment goals and to the need for further transmitter performance improvement,
significant changes in both device and circuit design were implemented during
the development of the transmitter amplifier delivered to NASA under the current
contract. These included; (1) implementation of high power, high efficiency, and
high reliability GaAs Schottky-Read IMPATTs; (2) incorporation of a six••stage FET
preamplifier; (3) incorporation of a two-way power combiner in the final power
outp^^t stage; and (4} more complete micrastrip circuit integration of preamplifier,
driver, and power amplifier chassis, resulting in substantial transmitter size
reduction.
Table 1 shows the performance requirements as speeified at the beginning of
the contract. Two of the requirements were later modified with the consent of
the NASA contract monitor. First, the restriction of having the amplifier powered
from an unregulated 28 V power supply was removed, and instead it was decided to
establish the bias requirements during the course of the amplifier development.
Second, OSM connectors rather than waveguide signal connectors were used in the
delivered amplifier.
Key accomplishments and progress made toward the achievement of the performance
goals include the following:
Table I
Performance Requirements	 4
Center Frequency:
Bandwidth (1 d8)
Bandpass Ripple:
Gain; (Threshold to - 30 dBm)
(- 20 dBm)
(Rate of Change)
Voltage Available:
Overall Amplifier Efficiency
(including power supply interface)
Intermodulation:
Operating Temperature Range:
Operaing Lifetime:
Spurious Output Radiation:
Cooling:
Total Volume:
Signal Connectors:
15. 085 GHz
250 MHz
± 0.4 d6 max
63 d8 min
57 d6 min
< 0.2 dB/10 MHz
28 ± 1 V do unregulated
10% min
All intermodulation products generated
by two - 33 dBm cw signals separated
by 10 MHz at any frequency in the pass-
band must ^e no greater than + 18 dBm
at the amplifier output when operating
in the normal full gain condition.
0°C to + 50 °C
5 years
< - 20 dBm for input signals
< - 20 d6m or absence thereof
Conducting heat sink only
1000 cm3
Waveguide
2
•	 Development and fabrication of high power Schottky-Read IMPATTs with
low•high-low doping profiles incorporating titanium tungsten barrier metallization
in the Schottky junction for high reliability. Output powers of up to 2 W with
do-rf conversion efficiencies of 23% have been obtained for sincle-mesa diodes
operating at 15.7 GHz as free-running oscillators in waveguide. For these devices
an extrapolated mean time to failure (MTTF) of greater than 5 x 105 hours (as
determined from extensive life testing) is obtained for typical junction operating
temperatures of 200°C.
•	 Development of a six-stage FET preamplifier with a 1 dB gain compression
point of 20 dBm and a linear gain of 41 d6 at 15 GHz. An output third-order
intermodulation intercept point of 25 dBm was achieved with this amplifier.
• Development of a balanced power output stage incorporating two single-
mesa IMPATTs yielding an output power of 4.2 W, with 52 d6 gain and an intrinsic
power-added efficiency (i.e., excluding bias distribution circuits) of 15.7'x.
•	 Delivery of an all-solid-state, 4,1 W, 56 dB gain, 15 GHz amplifier with
an overall do-to-rf efficiency of 10.8%. The amplifier has greater than a 250 MHz
1 d6 bandwidth, operates over the 0° to 50°C (base plate) temperature range with
less than 0.5 d6 change in the power output, weighs 4^+ grams, and has a volume
of 220 cm3.
Although the 5 W power output goal was not achieved, it is considered that
the realization of a 4 W amplifier using proven high reliability, high efficiency
GaAs diodes is indeed a significant accomplishment. It demonstrates the development
of an essentially laboratory experimental device into one that is feasible for use
in an important engineering application.
3
._ _	 _—
The remainder of this report is organized as follows. Device desigr:
and materials growth are discussed in Section II. Amplifier design and develop-
ment are covered in Section III. The results of the IMPATT device reliability
studies are presented in Section IV. Section V discusses conclusions drawn fran
the results of • the work carried out during the course of the program, as well as
recommendations for future work.
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KU-BAND IMPATT DEVELOPMENT
In this section we describe low-high-low GaAs IMPATT device design, GaAs
epitaxial growth, the IMPATT fabrication process, the device rf performance in
e waveguide cavity, and the device rf performance in microstrip.
A, Device Desi n
GaAs IMPATTs with low-high-tow (LHL) and high-low (HL) impurity profiles
have been shown to have the potential for high efficiency operation because of
a shorts<^ed avalanche region. However, the LHL structure has a lower surface
field than the HL structure and therefore a lower field emission (tunneling)
current component. Since the field emission current component is not in proper
phase relationship with the rf voltage, the LHL structure potentially has higher
efficiency than the HL structure, Accordingly, all our efforts in this program
were focussed on optimization of the LHL structure.
In the design of LHL Read diodes, three parameters are of primary importance
to the device designer: (a) the drift doping, N D ; (b) the charge in the pulse
clump, Q; and (c) the distance from the Schottky barrier interface to the pulse
clump peak, X p . Provided the half-width of the pulse clump, X w, is less than
1/3 Xp , then the physical device can be idealized as shown in Figure 1. Using
this model, together with the relationship between the ionization coefficient,
o, and electric field, E, it is possiblE: to calculate breakdown voltage, de-
pletion width, and efficiency for the device. A series of ncmographs for various
ND , with Q as parameter, has been constructed; a typical example is shown in
Figure 2,
These Homographs are calculated using the following material parameters:
(a) GaAs dielectric constant, s r	 12,4	 (Reference 1)
5
xz
J
Np
-Xp	 0	 WD
x
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^1nAXpN
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— — — Actual
Figure 1 Ideaiized how-Nigh-Low Structure
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1iD	 10 x 1015/Cm3
f r 15 GHz
1.0
0.
1.
Q s 2.0 x 1012/cm2
2.5
3.0
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20
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Figure 2 Calculated Intri n sic Efficiency of GaAs LHL Using
Idealized Struct ^^:
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(b) Saturated drift velacity at 200'C,
vo
 . b.8$ x lOb cm/sec	 (Rsference 2)
(c) ^
a dx . 1
:X
P	 ^
(d) or ^ AE^ i °icy	 (Reference 3)
where the values for A and b employed are shown in Figure 1.
(e) The efficiency, T^, is computed by the equation
1	 Vd sin I (tt /2)^W !D W^ ,	 (1)
^ ` st W
. ^ . + . a	
WD WO top
where Vd is the voltage across the drift region,
da is the voltage across the avalanche region,
v
WD opt2^'
and f is the frequency.
This equation reduces to Reed's equation 4 when WD ' 
W
O opt• The sin term
in the numerator results from the Fourier series analysis of a rectangular pulse
train when the pulse width is varied; t1» term in the denominator results from do
current considerations. Further, as is conventional, Equation (i) assumes SOX
voltage modutatian.
Associated with each curve in Figure
the efficiency is a maximum, ^ 	 These
max'
plot of T^x vs Q with ND as a parameter,
figure identifies the appropriate range o
operation.
2 is a value of Xp, Xp opt , at which
Homographs are then used to gsnerate a
from which Figure ^ is obtained. This
f vaiws for ND and ^ for high efficisncy
Two additional constraints must be imposed: (a) the maximum field must not
exceed ^• 70 V/µm in order to avoid a significant tunn.^ting current component.
a
20
f	 15 GHz
6 r = 12.4
v ^ 6.88 x 106 curls0
0
^tdx	 1	 T = 200°C
-X P
WD
r adx = 0.05
0
eua
^ IS0
0
z
10
30`^
27.5%
2 5°i
22.5%^
2 0"/„
`	 E	 70 V/um
^•	 m	 '
^--- -^
^	 ^
1	 ^Pi
^	 ^
I	 ^
L _ _ __ _^
5
0.5
	
1.0	 1.5	 2.0	 2.5	 3.0
Q O 012/cm2)
Figure 3 ^ax Dependence on Q and ND when X P = XP opt
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This defines the right-hand bound of the design window. (b) The ionization
integral in the drift space must be < 5, r. Accordingly, the left-hand bound
of the design window is defined by
W
^ ^adx = o. 05.
0
If point P is defined as NO ( P)	 0.9 NO apex, then the optimum Ku-band window
results as:
NO	 11.6 x 1015/cm3 f 10%	 '
Q = 2.51 x 10 12 /cm2 ± 20'1
It should be noted that this window is essentially unchanged under any
reasonable choice of saturation drift velocity, length of drift space, and/or
ionization integral value over the avalance zone. In fact, any reasonable
choice will result in a change in point P which is < t3X on Q and < f5.5°^
on N0 . The only parameter that significantly affects the location of the window
is e r	10.9; this value of s r will reduce both NO and Q by ... 13X over that
depicted in Figure 3.
Threw further observations with respect to Figure 3 should be made, First,
the figure should be viewtd as a three-dimensional plot. Its shape is that of a
steep hill whose gradient decreases as the left and right boundaries are ap-
proached; the gradient becomes negative somewhere in the vicinity of these
boundaries and is probably followed by a relatively steep drop. Second, the
efficiencies shown are intrinsic device efficiencies that would be observed only
in loss-less systems. Consideration of skin depth, operating voltage and current,
cavity dimensions, and the reactive energy circulating in the cavity indicate
that cavity losses vary between 
f5/2 
and f^J2 . The observed efficiency, 't> o , is
^o = intrinsic (1	 K )	 'c
10
where Kc
 is the percent cavity loss (expressed In decimal units). Using low
limit estimates of Kc of O.OiS - 0.025 at 10 GHz, Kc
 values of O.C60 to 0.165
are obtained at 15 GHz. These two items considered together ther^3fore imply
that the maximum observable efficiency possible in the Ku-band will be in the
2^ to 2696 range. Finally, the values of X p opt and dXp opt (defined as the
ailowable variation in Xp opt wherein the intrinsic efficiency it reduced by
1X) for the indicated design window are;
Upper ritLht-hand corner	 Lower left-hand corner
	Xp 
^t	
1150 A	 1700 A
	
a	 o
	
dXp opt	 f160 A	 f33o A
It Is the achievement of X p opt to within the tight tolerance required that
makes this device particularly difficult to fabricate.
To confirm the validity of our GaAs LHI. IMPATT model, the maximum efficiency
achieved from various slices is superimposed on the design window as shown in
Figure 4. These results are for slices processed since June 1977 for which Xp
is close to its optimum value. Even though there arr uncertainties associated with
the prof°ter measurements, variation of material parameters across the slice, and
waveguide circuit optimization, it is clear that the experimental results indicate
the model is of reasonable utiiity for LHL IMPATT design.
B.	 GaAs Epitaxial Growth
The GaAs Read structures were grown by vapor phase epitaxy, using the well-
established Ga-AsC1 3 -H2
 process. Microwave device material is routinely produced
by this technique at Texas Instruments. From the start of this program, the
emphasis was placed on growing high-low-high structures having material parameters
defined by the window described in Section II.A. Figure 5 shows the reactor system.
10
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Figure 4 Maximum Efficiency Achieved from Various Slices
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13
Because of the toxicity of the arsenic compounds, the reactor is mounted in a
well-ventilated hood. The ga: flow and the temperature cycles are controlled
by electric clocks. Details of the reactor design are depicted in Figure 6.
The horizontal reactor exhibits two growth zones, In the upstream growth
zone the doping concentration is controlled by the doping gas concentration
entering the zone via then dopant inlet. Higher carrirr concentration is
obtained in the downstream growth zone which is controlled via the n + dopant
inlet.
The LHl material requirements call for the following structure, starting
from a high quality, high conduttivity GaAs substrate;
•	 Buffer layer: doped 5 x lo ll to 10 18 cm-3 , about 5µm thick
•	 Drift layer, doped 7 x 10 16 to i.3 x 10 17 cm-3 , 2.5 µm to 4.0 µ m
thick.
e
•	 A doping pulse with a halfwidth < 500 A, containing a charge of 2.0
to 2.6 x 10 121cm2 . Good device performance was cbtained with doping pulses
having a peak doping of 5 x 10 17 cm-3 and a halfwidth of 300 A.
•	 A surface layer, greater than 1500 A thick, with the same doping level
as the drift layer.
A complete doping profile is presented in the next section (Figure 8).
To extend the capabilities of the epitaxial growth system to pulse doping,
an additional doping line had to be incorporated. With the help of a gas infection
valve, such as that used for gas chromatography, a small volume, 0.5 cc, of high
14
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concentration doping gas can be infected into the gas that enters the reactor
th^•ough then dopant line. The growth sequence for the complete LHL structure
was then as follows:
(1) Growth of the buffer layer in the downstream n ♦ zone.
(2) Moving of the slice - into then zone and growth of the drift layer.
t3) Infection of doping pulse.
(4) Continuation of growth until desired n - surface layer thickness was
achieved.
Evaluation of the grown epitaxial structures included thickness measurements
by cleaving, staining,.. microscopic examination of the cross section, and C-V
profiling after application of gold Schottky barriers.
C.	 Device Fabrication Process
The fabrication process flow chart is shown in Figure 7. In brief, it
consists of three parts. First, the material is characterized to determine
whether its parameters are such that high efficiency devices can reasonably be
expected. Second, the slice is processed to determine whether Q, N D , and Xp
are of sufficient uniformity. Finally, the slices that pass alt acceptance
criteria are processed to completion.
1.	 Test Slice Characterization
A ^ 3 x 20 mm test slice is cleaved off the ^. 13 x 20 mm wafer for
slice characterization. This test slice is always cleaved o°f the wafer from
the bottom (referring the slice orientation during VPE yrowth); experience has
shown that this piece accurately reflects the material parameters of the slice
committed to device fabrication. The test slice is step-etched so that the first
two steps etch into the substrate and buffer, respectively; the last steps, 10 to
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s15 in cumber, successively remove 500 to 1000 A from the surface. Circular Au
planar Schottky diodes are formed on the step-etched surface via standard
photolithography and electroplating, together with a uniform Au contact layer
on the back surface. The profile is then abtained with an analog impurity
profiler. Atypical example is shown in Figure 8. This profile is a composite
obtained from information from many diodes on the test slice.
To ensure accuracy in the material characterisation, • second operator
obtains further data from the test slice. These data consist of determining (a)
the accurate value of Xp , {b) the maximum value of the Xp that permits profiling
over the clump and into the drift region, * (c) the value of Q measured far a
number of diodes, and {d) the slope of N O so that the effective drift doping can
be sscertained.t
Our estimates of Q, effective N0 , and Xp era determined from these
data, Calibration of our analog impurity profiler against a digital profiler
indicates an accuracy of 115X, In addition, experience has shown that a typical
good slice will exhibit the following variations over its area:
e
Nd t l ^,
	
Q t l 09b, Xp t 300 A,
These uncertainties make it difficult to precissly ascertain material parameters.
Consequently, ail slices that have parameters within t30^ of point P, as defined
in Figure 3, are accepted for further processing; about 15^ of the slices grown
fulfill this acceptance criterion.
_^ This is usually a reliable indicator of the quality of a slice; good device
performance has frequently been obtained when this value is in the 1500 to
2400 ^ range, provided that Np
 is near its optimum value.
t Typically, the drift doping increases toward the ^ ►uffer with a slope of 10 to
SOX per micrometer, Sufficient data are not available at present to correlate
device performance and NO stops.
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Figure 8 Composite Pra€ile pbteined from Step-Etched Test Slice
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2.	 Slice Uniformity Characterization
This procedure is empioyad to determine material parameter uniformity
across the slice and to thin the wafer to the vicinity of X p opt . In addition,
the slice surface and substrate qualities are inspected. Typically, the I x 2 cm
slice is cleaved in two, with one part held in reserve for use if sale processing
failure should occur.
a, Surface Qum
The sample is inspected under a microscope. A mirror-tike finish
with only a few di:cernible features over 7096 of the sample's surface is acceptable.
Sarr^tes with scaly or haze finishes, or with many pits, ara reJected.
The reaso;, far this inspection is clarified by Figure 9, which
shows the normalized breakdown voltage as a function of Junction curvature,
Since Ku-band diodes have W D 2µm, a pit with • spherical curvature of 1µm
will have a breakdown of 50^ that of the surrounding area. Defects of this type,
which are practically unavoidable, can be to^erated provided their aggregate area
is < 19, of the total device area. This is because the currant-carrying capability
of the defects is thermally limited; thus, the out-of-phase current carried by the
defects is only a small part (... 2X) of the total diode current so that the efficiency
of the device is not seriously degraded. The size and number of these defects are
manifested by the sharpness or lack pf sharpness of the diode's reverse character-
istic; obviously, sharp breakdowns are preferable. Experience has shown that when
the VPE reactor is leak-free, more than 80^ of the slices pass this inspection.
b.	 Substrate Evrluation
Substrate evaluation is accomplished singly by removing ^•• 6µm from
t^ja back s^s-face of the slice and anodically oxidizing tM substrate at 40 V while
protecting the epitexiai front surface. A uniform purple-colored oxide should
result, indicating a substrate with a high doping concentration; otherwise, the
slice is reJected. More than 90X of the slices pass this test.
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t.	 Anodic Thinning for Uniformity Evaluation
Using the matsriai parameters obtained from the test slice, a
plot of both the breakdown voltage and the efficiency as a function of X p is
generated via • computer. The difference between Xp opt as obtained from the
plot and the measured vaius of Xp from the test slits determines the mount of
thinning required. The thinning is then scheduled to obtain X p opt ♦ 500 A
for uniformity evaluation.
Thinning is accomplisMd by anodic oxidation s by alternately
growing and stripping the oxide. Carefui attention is paid to oxide color
uniformity; thinning is terminated before the scheduled point if the oxide
becomes nonuniform.
d.	 Uniformity Evaluation
.	 -- — —
Circular planar Au Schottky bar^ • ier diodes are formed on 2.54 mm
(100 mil) centers on the slice via standard photolithography and electroplating,
together with a uniform Au contact layer on the back surface. Ail diodes of the
typically 4 x 4 matrix are profiled to determine both the q^.lity of the test
siics data and the uniformity of the material parameters. In most cases { >70^),
all the test slice material parameters are confirmed to within 12096; a new
computer efficiency plot is generated to determine Xp opt using these new
material parameters. Variations of material parameters across a typical good
siics wars no ted earlier in Section II.C.1; slices with greater variation ar•e
usually processed, provided that high efficiency devices can be expected from
>2596 of the slice area. About 7096 of the slices reaching this stage are commit-
ted for final processing.
^.	 Final Processing
The Au dots are etched off with a minimum o^'• GaAs removal (estimated
as <100 A). The slice is given a final thinning to obtain X p ^ Xp opt via anodic
oxidation. The remainder of the fabrication procedure employs Lhe standard TI
22
IMPATT process whose main features are illustrated in Figure 10. After final
thinning, a high reliability metallization system is applied to the front
°	 o	 °	 °
(,junction) sills, consisting of 400 A t i00 A PtI2250 A f 250 A TiW ( 	 W by
e	 e
weight)/1000 A f 200 A Pt. Tha metallization system is serially deposited by
sputtering in one p^mpdown after a brief sputter etch of the GaAs surface. This
metallization system is employed because the reaction of a PtJGaAs interface is
known to proceed fairly rapidly, 6 thereby degrading the •reliability and performance
of high-efficiency, Read-type, Schottky barrier GaAs IMPATTs. By employing a thin
Pt layer for Schottky barrier formation, followed by a barrier layer, the
deleterious Pt1GaAs reaction is terminated when the Pt is consumed. The final
°
1000 A Pt layer is included to protect the barrier layer from the atmosphere
upon exposure.
After front -side metallization, a 0.25 mm ( 10 mil) thick gold heat sink
is electroplated onto the Pt. Next, the substrate is thinned by lapping and
etching to ^. 25 µm, and a Au/Ge ohmic back contact is evaporated, followed by an
additional 1 to 2µm of plated Au. After mesa etch, the ohmic contacts are
alloyed at 460°C for 1 minute in a He atmosphere. These ohmic back contacts are
employed to counteract possible unreliability due to current crowding and thermal
runaway. Mesas are then defined and etched using standard lithographic techniques;
typical mesa diameters for Ku-band applications are 125 µ m. The heat sink is
,.. 0.50 mm (20 mils) square after sawing. The final step in device fabrication is
lapping of the gold heat sink to a smooth finish that will ensure good wetting of
the solder between the heat sink and the bonding pedestal of the package.
Before the slice is diced, a breakdown voltage map of the slice is
obtained. Atypical map fora slice that exhibited good uniformity during pro-
fiting is shown in Figure 11, The voltage reading is that obtained at a reverse
current of 10 mA; diode spacing is on 0.50 mm (20 mil) centers. Atypical
breakdown characteristic of a diode from this slice is shown in Figure 12. Such
characteristics are frequently obtained from slices with good surfaces.
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Figure 10 Procedure for Fabricating GaAs Low-High-Low IMPATT Diodes
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Figure it Voltage Map of a Slice Exhibiting Good Uniformity
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Profiling of mesas at this stage mst with very limited success. The
mask set was designed to create 0.23 mm (9 mil) diameter profiling mesas located
on 2 mm (80 mil) centers. (These mesas are located at heat sink edges and-are
destroyed during dicing.) For profiling, these mesas must be made ohmic. The
application of solder at N 300°C to these mesas usually makes them leaky so that
proper profiling cannot be accomplished. Usually, only information concerning
the value of X p ca^ld be obtained.
After dicing; mesas with the proper breakdown voltage are mounted in
microwave packages for testing in the waveguide hat circuit. This package is
illustrated in Figure 13. Diodes are soldered into the package by flowing a
eutectic Au-Sn solder preform onto the package pedestal and placing the heat sink
on the wetted solder pool under gentle pressure. The solder is then frozen, and
the unit becomes securely bonded to the package. The mesa top is connected to
the package flange with a crossed 0.13 mm (5 mil) Au ribbon; wire mesh straps
have also been employed. Tailoring of mesa area with a high-speed Jet etch can
be done with either arrangement.
The yield obtained in final processing is > 80°x. Yield losses are
generally due to problems encountered during plating, which result in poor inter-
faces and therefore in devices with high thermal impedance.
D.	 Device Waveguide Performance
Packaged diodes are tested in the waveguide hat circuit shown in Figure 14.
Bias is supplied from a constant voltage source through a 100 t? resistor. Bias is
increased to 10 mA and the bias voltage recorded; this voltage is referred to as
the breakdown voltage. The bias is increased to •r 150 mA, and the diode is tuned
for maximum output power; power, bias, and frequency a"e recorded. Bias current
is then increased in ^• 2; mA increments, and the diode is retuned far maximum
power. This process is continued until a maximum in efficiency or power is
achieved.
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DC Bias
Anodized Bias Rod
Figure 14 Ku-Band Waveguide lest Circuit
^9
Best perfe^rmanee is obtained fra,n a diode when the diode is held securely
in position in the test circuit. This ensures good electrical Contact between
the package flange and the waveguide hat, as welt as forcing intimate contact
between the prckaga screw threads and those in the heat sink; this minima:es
the parasitics associated with those contacts. Further, the cavity is period-
icaily cleaned and fresh Au electroplated as needed to ensure minimum cavity
losses.
The optimum hat and diode position in the waveguide for Ku-band operation
is determined by trial and error. Once thane parameters are optimized, they era
generally not changed; it is assumed that the configuration is near optimum for
other 1+H1 Ku-band diodes. The dimensions of the optimum hat for the Ku-band
waveguide circuit used in this work are:
Diameter = 5.08 mm (200 mils)
Height	 = 2,54 mm (100 mils).
Sane representative waveguide circuit results for the LHl device lots are presented
in Table 2; the rf performance data is that exhibited by the best device from the
particular lot. Also included in the table are material parameters and breakdown
voltage map reults. Except for the possible mix-up of slices 63 II and 64 II,*
high confidence is placed in the reliability of these data. The device lots shown
represent 60X of the lots that have efficiency > 15X. The other 4096 of the device
lots processed either failed due to processing errors or were experimental slices
(with material parameters considerably removed from the design window) intended to
test the validity of the idealized model, These latter slices, as expected, exhibit
efficiency < 10X.
^ It is highly Likely that this mix-up did in fact occur, though proof of this
is, of course, not available. Assuming that there was a mix-up, then the rf
performance data of 64 II and 63 II should be interchanged.
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E.	 Oevice Evaluation and perfor^rwnce in Microst,rit ►
A conventional waveguide test circuit car ► !» used as the initial step for
microwave evaluation of the diodes to be incorporated in a microstrip amplifier
-	
circuit. However, to design an optimum amplifier circuit, it is essential to
characterize the diode in a microstrip circuit for large-signal operation. The
main concerns for high power applications are to achieve the required circuit
resistant• for an optimum impedance match and the necessary bond lead inductance
.	 for the desired operating frequency,
The Read diode is evaluated as afree-running oscillator in a microstrip
test fixture. The basic microstrip circuit consists of a 50 p transmission line,
a 10 pF beam lead capacitor for do blocking, and a A/4 transformer section to
reduce the real part of the impedance to •r 3 tl at the input to the diode. The
microstrip circuit is fabricated on 0.25 mm thick polished alumina and mounted on
a gold-plated aluminum block. The diode, which has an integral plated heat sink,
is alloyed onto a gold-plated copper block (0,50 x 0.50 x 0.25 cm) and attached
to the microstrip circuit block with a small screw. The diode mounting scheme
used in the test fixtures is identical to that employed in the final an^piifier
assemblies. Figure 15 shows the microstrip oscillator test fixture.
For initial evaluation the circuit is tunod only for maximum power from the
device as a free-running .oscillator (i.e., no rf input). Several microstrip
circuits employing transformed impedances ranging from 3 fl to 11 n were investi-
gated. Input impedance levels less than 3 p are difficult to produce on 0.25 mm
thick alumina because the width of the transforming section becomes greater
than the length (a/4), It becomes difficult to predict the actual impedance
presented to the diode in this situation. For the Ku-band Read diodes tested,
the impedance level required for a 0.10 to 0.13 mm diameter mesa is approximately
3 f'1 to obtain maximum power output. If two mesas are combined in parallel on a
chip, the required impedance presented to the device must be approximately halved
(oes 1. 5 ^1. At the 3 ^ level, the microstrip transformer is already a square
(a/4 x ^/4), and thus a 50-to-1,5 n transformer is not easily achievable.
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Figure 15	 IMPATT Microstrip Oscillator Test Fixture
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For high-power performance from a Read diode, one would like to employ as
large a mesa as possible. TM larger the area, however, the groater the
capacitance. This necessarily requires a correspondingly smaller Lead to-.
ductance to the device to cause it to resonate at the desired f nquency. To
obtain the optimum condition, the shortest possible 0.13 mm wide gold ribbon
is bonded from the microstrip circuit to the diode. The dioda is then etchad
until the desired operating frequency is achieved. Often the diode will require
a considerable amount of etching to increase the frequency of oscillation. The
teed inductance has been minimized {,,, 0,25 nH), and the diode capacitance must
be reduced to achieve the frequency required. in the case of doubt• mssas'(parallel
combination on a single chip), tta individual capacitances add, necessitating an
even further reduction .in the input inductance or the diode capacitance. Doubie-
mssa operation was found to be difficult to repeat from chip to chip. Many
bonding configurations ware implemented with the double nHSas, with most schemes
yielding unpredictsble results. The reactive parasitics appeared to predominate.
It was found that to achieve the highest possible output power, either a
single-mesa diode with a large Junction area or a multiple-mesa with the same total
area must be used. The thermal advantage gained by a multiple-mesa approach ap-
peared to be outweighed by the difficulties encountered with lower impedance level:,
unpredictable results obtained with various bonding configurations, and local
parasitics. From slice 79 III a single-mesa Read diode (0.10 to 0.13 mm) produced
1.8 W at 15,6 GHz as a free-running oscillator in a microstrip test circuit.
Efficiency was 23X. Another single mesa delivered 1.4 W at 15.6 GHs with 19^
efficiency.
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SECTION III
AMPL I F IE_DEVE,^OPME NT_
A.	 General
^......
Figure 16 shows a block diagram of the three main amplifier chassis: the
FET pre.mplifier, the IMPATT driver amplifier, and the IMPATT balanced power
stage. The power gain of each stage, as well as the do input power and cor-
responding rf power output along the chain of smpiifiers^ is also indicated.
The amplifier operates from 39 V, 6 V, and -i V commercial do power supplies.
(The -) voltage is necessary for biasing the FET gates.) All do power losses
due to biasing networks are included in tF;. do input values shown. The nominal
rf input power to the amplifier ranges from threshold (< -30 dBm) to -20 d8m.
Below threshold, amplification is no longer needed (as determined by transmitter
requirements), and the driver and power amplifiers are made idle by removing bias
fran ^ •he IMPATT diodes. This is accomplished by a detector -activated "squelch"
circuit, which monitors the output power level of tF» FET pre^nplifier.
Although it is possible to develop stable amplifiers (i.e., stable under
zero rf drive) using flat profile IMPATTs, it is not practical to do so with
amplifiers employing high efficiency GaAs IMFATTs with low-high - low doping
profiles, 9-li because for these diodes a large increase in negative resistance
accompanies reduced rf drive levels. As a consequence, an amplifier tuned for
maximum output power at a high input drive level (i.e., the real part of the
circuit impedance presented to the diode is low) will oscillate at reduced or
zero drive levels (because the magnitude of the diode's negative resistance has
increased to a value greater than the real part of the circuit impedance). for
this reason, the low-high-low GaAs IMPATTs are much more appropriate for injection-
locked oscillator (ILO) operation than for stable amplifier ^pplication. i0 Other
advantages of the ILO approach include; (i) higher amplifier efficiency due to
higher gain (and therefore fewer) ILO stages, (2) easier and faster tuning
procedure (more cost effective), and (3) improved overall amplifier gain stability
with respect to changes in ambient temperature. This is because the output power
r=
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of an ILO stage is not directly proportional to its input power and, in.fact,
can b^ very insenRitive to it. Consequently, the amplifier gain variation due
-_	
to temperature changes is affected primarily by the temperature characteristics
of the final iL0 stage rather than by the cumulative gain variation of all
preceding stages.
_	
The primary disadvantages of an inject i on-locked oscillator approach are:
(i) operation r.^r power saturation over most of the input power range; (2) reduced
bandwidth capability as compared to a broadband stable amplifier; (;) a locking
bandwidth that is dependent on the input rf drive level; and {4) spurious output
during zero input conditions. In tight of the transmitter amplifier requirements
however, it was possible to overcome the latter three disadvantages, as discussed
later in this section. The problem of power -saturated operation results in
poorer third -order intermodulation suppression at lower drive levels, e.g., at
-30 dBm input power. Nevertheless, when put in perspective with the overall
transmitter requirements, especially the efficiency and power output goals, the
advantages of the ILO design far outweigh the disadvantages. As a consequence,
the ILO approach was implemented in the IMPATT stages of the delivered amplifier.
An FET rather than an IMPATT preamplifier was chosen because of several key
advantages that the former design provides. The FET preamplifier is easier to
design and tune for stable operation. (Even flat profile IMPATTs are difficult
to simultaneously tune for high efficiency and stable operation under zero drive
conditions.) Furthermore, an FET amplifier is intrinsically less sensitive to
changes in ambient temperature. Both the gain and the center band of operation
drift significantly with temperature in an alt-IMPATT preamplifier. 11
 The FET
design is more cost -effective because of a simpler, more compact MIC configuration;
no ferrite material or permanent magnets are required. Finally, the FET pre-
amplifier provides at least two orders of magnitude improvement in the noise
The FET preamplifier is designed on the basis of small signal S-parameters.
Because six stages of FET are used, attention is given to compact design to
maintain the small preamplifier dimensions. Holes, 1 mm in diameter, drilled in
the alumina substrate accommodate the FET chips, which are mounted on 0.15 mm thick
gold discs. The FET preamplifier provides 41 dB of small signal gain and yields
a 1 d8 gain compression point of 100 mW.
The driver amplifier consists of two IMPATT stages of circulator -coupled
reflection amplifiers operating in the ILO mode. Three of the five MIC-fabricated
circulators serve as isolators at the input and output of the driver and between
the two stages. The driver stage has a gain of 11 dB at an output power of 1.2 W.
The power amplifier consists of two single -mesa diodes power-combined via a
3 d6 interdigitated coupler fabricated on a quartz substrate. This approach,
rather than one using a single-ended amplifier with multiple-mesa chip-level
power-combining, was implemented for two reasons. First, high-power multiple-mesa
operation is difficult to achieve in a microstrip circuit
10,11
 at mid Ku-band.
Second, a balanced, circuit-power combined design is potentially a more reliable
configuration, since there is more complete isolation both electrically and
thermally between the combined mesas. Thus, a higher probability of optimum
efficiency operation from both devices is achieved. The power amplifier stage
provides an output power of 4.2 W at 5 dB gain.
All three amplifier chassis are integrated in a housing whose volume is
220 cm3 . Because of the high gain of the spacecraft transmitter amplifier, metal
partition walls incorporating short sections of 50 (^ transmission line feedthroughs
separate the three chassis to suppress potential signal feedback and spurious
oscillation in the preamplifier. Also included in the housing are the bias
distribution circuits, as well as the detector-activated IMPATT "squelch" circuit.
This circuit ensures zero rf output from the amplifier for input signals below
the threshold level (e -30 dBm).
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8.	 FET Praamalifier Oesign and Pe,rfo+ nc^ 1l	 -
Because of the narrow bandwidth requirements of the spacecraft transmitter
(fractional bandwidth of 1.796), the circuit design for the FET preamplifier is
quite straightforward.	 Small signal S-parameters are measured on the devices
to be used, and simple single-section a/4 microstrip transformers are designed to
transform from a 50 n impedance level dawn to the required value as determined
3
from the S-parameters.	 Bond wires connecting the device^to the circuit provide
the necessary inductance to cancel the capacitive reactance of the devices.
Simple, conjugate impedance matching at 15 6Hz is used for both gate and drain
circuits. i
The FETs are TI devices having 0.5 µm long, electron beam defined gates
with total gate widths of 300 µ m (four gate fingers, 75 µm each). For S-parameter
measurements the FET devices are mounted in test circuits in the same manner
used for the preamplifier. To minimize parasitic circuit elements associated
with the device mounting scheme and to reduce the overall length of the multistage
amplifier, a different mounting method was used from that usually employed at
Texas Instruments for power devices. Instead of sandwiching a copper carrier block
(on which the FET is soldered) between input and output microstrip circuits, a
hole is drilled through the alumina substrate containing the etched circuit, and
the device is mounted inside the hole and fixed to the same carrier to which the
alumina microstrip circuit is attached, The FET device is soldered to a gold
d:sc, 0 . 9 mm in diameter and 0.15 mm thick, and wire bond connections arc made
between the source pads and this disc. The disc serves two purposes: (1) it
allows the ground connection to the source pads via the wire bonds, and (2) it
serves as a pedestal for the device when it is placed in the hole to position
the top surface of the 0.1 mm high chip level with the 0.25 mm thick alumina
substrate. The disc is placed in the hole and attached to the substrate carrier
block by conductive silver epoxy or solder. Wire bonds are then attached to the
gate and drain pads and connected to the input and output microstrip lines,
respectively.
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Figure 19 Gain Comb
stages, such that the six-stage preamplifier is mounted on one carrier plate.
For improved heat sinking the gold discs on which the FET chips are mounted
and soldered to the carrier plate in the case of the 600 µ m devices. To
facilitate testing, the carrier plate is designed such that OSM connectors can
be attached at three places for testing the first four, last two, or ali six
cascaded stages.
Figure 20 shows the FET preamplifier ready for testing the first four
stages. A ribbon bonding scheme enables one to test either the first four or
the last two stages. When checked out, the test microstrip line is made idle,
and the main amplifier chain is connected. Also seen in Figure 20, at the
extreme right of the alumina substrate, is the 10 dB coupaer, which senses part
of the input power and directs it to a detector for activating the shutdown
circuitry for the IMPATT bias supply.
Figure 21 shows the gain compression curve for the actual preamplifier used
in the final spacecraft transmitter amplifier measured at 15 GHz. A small signal
gain of 42 d8 and a 1 d6 gain compression point of 20 dBm are achieved. Figure 22
shows the small signal gain versus frequency characteristic. Across the specified
operating band a gain variation of 1.5 dB is observed for the preamplifier. For
these measurements the last two stages operated at a drain voltage of 6.5 V, and
the first four stages operated at a 4 V drain bias. A voltage dropping resistor
was used so as to power the entire six-stage pream p lifier from a single drain power
supply of 6.5 V (in the final amplifier integration, the preamplifier power supply
voltage for the drain was lowered to 6 V).
To further assess the linearity characteristics of this preamplifier, third-
order intermodulation distortion measurements were performed at !^ MHz. Two
^'^	 signals separated in frequency by 10 MHz were applied to the preamplifier, and the
level of the third-order products was measured. Figure 23 s^iows ^.he level of the
44
Figure 20 Six-Stage FET Preamplifier Ready for Testing
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third-order products as a function of input power. Figures 24(a) •nd (b) show
the corresponding spectrum analyzer displays for input power levels of -33 dBm
and -2; d8m, respectively. It is ssen that for the former cas• the third-order
products are 33 d8 beiow the carrier level. This corresponds to at least a 12 d8
improvement in third-order intermodulation performance over an ali-IMPATT pre-
amplifier operating at a lower f nquency of 13.3 GMz.ii
c.	 IMPATT Oriver Amplifier Dssi9n and Performancs
The driver amplifier consists of two stages of tirculator coupled reflection
amplifiers operating in the injection locked oscillator mode. Three additional
MIC circulators serve as isolators at the input and output and between stages.
The driver stage design follows ciosel that used previously at Texas Instruments
for development of similar ampiifiers.^' iO ' il A photograph of the driver chassis
is shown in Figure 25. Simple ^ ►/4 transformers (50 ^ to... 3 n) and bonding ribbon
inductance (^. 0.13 mm x 0.2 mm x 25 µ m) are used for impedance matching t^ the
diodes. The matching circuits are fabricated on 0.15 mm alumina substrates, white
the circulator discs are etched on TTl- 3^ 0.5 mm thick ferrite. SmCo permanent
magnets (6.25 mm in diameter and 3.13 mrr, thick) mounted beneath the ferrite
directly underneath she disc resonators bias the ferrite for circulator action.ii
For circulator optimization 0.38 mm thick shims are placed between the magnet and
the bottom surface of the ferrite substrate. for additional control of the
magnetic fringing field lines and circulator optimisation, iron "pucks" are placed
on the top surface of the ferrite. The circulator resonator disc etched on the
ferrite has a diameter of 3.75 mm. A single quarter-wave transformer with a
characteristic impedance of 31.6 ^ (with the ferrite demagnetized) is used for
impedance matching the circulator to 50 p. The three isolators use the same
circulator design, except that the magnets are reversed in polarity, and the
circuit etched on the alumina is simply a terminated (by a thin-film resistor)
So n line.
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2 ^ a
Figu r e ?S
	
TMPATT Driver Amplifier Chassis
5^
To check the total insertion loss of all circulators between 14 and 16 GHz,
the magnets were positioned identically (with the same polarity) underneath the
ferrite such that the signal passed only once through each disc, essentially
F
	 traversing the driver chassis from input to output in a straight line. From
14 to 15.75 GHz the total insertion loss, fncluding a pair of OSM connectors,
was between 2.5 and 3.2 dB. The return loss from 14 to 1§.2 GHz was greater than
z
20 d8, and greater than 12 d6 from 15.2 to 16 GMi. Generally, the adjacent-port
E	 isolation of these circulators is also greater than 20 d6 over at least a 1 GHz
bandwidth for mid Ku-band center frequencies.il
The driver amplifier is designed to increase the power level to greater than
1 W, and yet maintain a locking bandwidth considerably in. excess of 250 MHz to
ensure the bandwidth performance over temperature. Because the locking bandwidth
fora single -stage ILO is nominally proportional to the square root of the input
power, the critical design operating point occurs at the lower input levels.
Consequently, it is necessary to obtain a locking bandwidth of greater than 250
MHz at a driver input level of +10 d8m (^ - 30 d8m input to the preamplifier), and
yet maintain 10 or 11 dB gain at an input drive level of 20 d8m. This was
achieved for the driver amplifier using single-mesa diodes (79 III} in each stage
and the same impedance matching circuits used in the oscillator test fixture
(Figure 15, Section II).
Table 3 summarizes the driver amplifier ' s performance, as well as the operating
characteristics of the actual diodes used. An output power of 1.3 W and an added-
power efficiency of )0^ were achieved for the amplifier, including the losses in
the series bias resisters. These resistors are necessary to stabilize the IMPATTs
against low frequency bias oscillations. The performance of the actual devices,
as characterized in the microstrip oscillator test circuit, is shown at the
bottom of Table 3. Note that the efficiencies in this case include the losses in
the microstrip line and OSM connector (0.2 to 0.3 dB) and do not include the
losses in the bias line series resistor.
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Although a I0^ power-added efficiency was realized for this amplifier, a
more careful pairing up of diodes, so that the operating voltage of both would
be closer to the 35 V value, would result in still higher efficiency, since less
power would be dissipated in the series bias resistors.
D.	 IMPATI' Balanced Power A^+olifier Stage Desi gn and Performance
A 3 dB microstrip interdigital hybrid coupler, the so-called Lange 12 coupler,
is used to power-combine the outputs of two IMPATT diodes as shown schematically
in Figure 16. Both the coupled and the direct ports of the coupler ace termina-
ted with an identical matching circuit and diode combination. Ideally, the
voltage reflection coefficients looking into the diode circuits era equal in
both magnitude and phase. Because of th^3 90° phase properties of the hybrid, the
two reflected waves add in phase at the normally isolated port and cancel at the
input port, resulting in the necessary isolation between input and output signals.
Since the frequency of interest is mid Ku-band, the substrate chosen for fabrication
of the coupler circuit is 0.25 f 0.013 ^ thick, fused quartz (GE 125) with a
60-40 surface finish. This choice of substrate for the coupler fabrication,
rather than alumina, was made primaril y because of the potential for lower loss
due to the resulting wider line widths and smoother surface finish for the quartz
substrate. The disadvantage of such thin quartz substrates, however, is that they
are more fragile than equally thin alumina substrates, and extra care must be
exercised during fabrication and assembly. The etched circuit dimensions for the
coupler are: line widths in the coupling section, 0.075 mm; gaps between lines,
0.02 man.
The original design and performance of this coupler were described in detail
elsewhere. 10
 Optimization of the coupler continue under this contract. In an
attempt to reduce losses, plated-up silver (flashed with gold to prevent tarnishing)
54
approximately 2.5 µm thick, was used for the metallization. The pattern itself
0
was defined by etching a thin nichrome/Au base metallization, approximately 200 A
thick. The insertion loss for a single pass for this coupler at 15 GHz is between
0.25 and 0.35 dB over and above the nominal 3 d8 powar Split. Amplitude tracking
over the range of 14 to 16 GHz is better than 0.25 d8.
Figure 2b shows the balanced power stage (minus the^IMPATT diodes) alongside
the other two component chassis prior to final assembly and tuning. Also shown
in the photograph is the Ku-band Lange coupler etched on a 22.5 x 10 x 0.25 mm
fused quartz substrate. The matching circuits consisting of the single section
>\/4 transformer, tuning pads, and 50 A line are all fabricated on the 7.5 x 7.5 x
0.25 mm alumina substrate.
Tuning of the balanced stage begins with careful selection of a pair of
nearly identical diodes. Diodes are matched to have nearly equal breakdown and
operating voltages, power output, and frequency of operation when tuned with
close to identical matching circuits. The selected pair of diodes is then
simultaneously tuned in the balanced stage to realize maximum combined output
power from the output port of the coupler, with a nominal input power of 3l dBm.
As in the case of the driver stage, both diodes are single-mesa devices that
operate in the injection-locked oscillator mode. However, since the driver stage
output power stays nearly the same at 31 dBm, the balanced stage locking bandwidth
is determined by this one input level. That is, the gain of the balanced stage
(and hence the locking bandwidth) remains constant at about 5 d8. For the diodes
and matching circuits used, the locking bandwidth at these drive levels is well
over 1 GHz.
From the coupler insertion loss measurements and from the single-mesa diode
characterization studies in the microstrip oscillator test circuits it is possible
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Figure 26 Preamplifier, Driver, and Balanced Power Amplifier Chassis
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to estimate the anticipated balanced-stage power output psrformance. The
assumption is made that the rf power added from each diode in the balanced
ILO configuration is Just equal to the oscillator output power when the diodes
are tested separately in the microstrip oscillator test fixture. Figure 2r
shows the calculation given a 3 d6 coupler with an insertion loss of 0.3 d6
(single pass) and two 1.8 W single-mesa diodes tested as free-running oscillators.
An input to the balanced stage of 31 dBm is assumed. The output power is simply
the addition of the available power output exhibited during free-running oscil-
lator operation from ,
 each diode, plus the input power, minus the losses in the
coupler. Note that the input power "passes" twice through »he coupler, while
the added pager from the diodes suffers the loss corresponding to one pass
through the coupler. As the figure shows, the result of ,the calculation is a
paver output of 4.5 W and a gain of 5.5 dB. To achieve the 5 W goal, diodes
with microstrip oscillator powers of at least 2 W must be incorporated in the
balanced stage and in the second stage of the driver amplifier.
Table 4 shows the balanced stage performance. An output power of 4.2 W at
a gain of 5.2 dB and an intrinsic power-added efficiency of 16^ was achieved at
15 GHz. A locking bandwidth of about 1.5 GHz was obtained. The operating
characteristics of one of the diodes in the microstrip oscillator test fixture
are listed at the bottom of the table. This diode yielded 1.8 W at an efficiency
of 23°,^ at 15.6 GHz. The second diode had nearly the same characteristic, with
slightly less do-to-rf efficiency (.•• 20°^) .
In the final incorporation of the balanced stage into the spacecraft trans-
mitter amplifier, series resistors are used to bias the two diodes from a 3S V do
source. A 9 p and an it Q resistor are employed.
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31 d Bm ...^#
Given:
Two 1.8 W diodes (as^free oscillators)
One 1.3 W driver amplifier	 '
One 3 d8 coupler with 0.3 d8 loss (single pass)
Pout
Pout = 1.3 (lo
-o.ob ^ 
+ 2(1.8)(to"o•03^ . 4.5 w
Gain ^ 5,5 dB
Figure 27 Estimated Balanced Power Stage Performance
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_z
Table 4^..^
Bsianced Stage Performance
..^
Dc Input Power .
Input Power	 Output Power	 G^ aim	 Diode A	 Diode B
31 dBm	 36.2 dBm	 5.2 de	 35.5 v,	 35.4 v,
(4.2 W)
	
279 mA
	
242 mA
Power-Added Efficiency: 1696
Center Frequency: 15 GHz
Locking Bandwidths N 1.5 GNz
Operating Characteristics of Diode B as a Free-Running
 Microstrie Oscillator
10 mA Breadkown Voltage; 23.b V
berating Voltage, Currant: 35 V, 224 mA
Frequency; 15.b GHz
Output Pager: 32.5 dBm (1.$ W)
Dc-to-rf Efficiency: 23^
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iE.	 Design, Integration, and Performance of Spacecraft Trananittar Amplifier
1. Amp 1 i f^i e=ou,_sing
An aluminum hou:ing is u:ed to integrate ail throe amplifier chassis.
s
This housing is shown in Figure 28 with the top lid removed. OSM connectors are
used for the input and output ^rf ports. Three bias feedthroughs and a grounding
pin are also visible in the photo on the input side of the amplifier. Two metal
partition walls separate the three chassis for rf isolation between output and
input. This is necessary to prevent spurious feedback, which can cause oscitia-
tion, especially for such a high gain amplifier. For example, at the lower input
signal level (-;0 dBm) the amplifier has a gain of 66 dB. Short sections of
50 ^ coax soldered in the 3 mm thick walla provide the rf.feedthroughs from one
chassis to the other. Indium "gaskets" are used on the top and bottom of the
walls as well as near the rf connectors to provide good grounding. Indium wire
is forced into grooves machined in the partition walls and in each amplifier
chassis (two grooves can be seen in the photo of the driver stage, Figure 25).
All three chassis are fastened to the base plate by straws from the underside of
the housing. Thermal compound is applied between the mating surfaces to ensure
good heat sinking. The bias resistors are chassis-mounted and heat-sunk in a
similar fashion. Ail the bias shutdown circuit is likewise mounted on a circuit
board and screwed to the housing. The power switching transistor is chassis-
nwunted and provided with good heat-sinking to the main housing. The amplifier
housing, with the top cover screwed down, has a volume of 221 cm3 and weighs 444
grams. The outside dimensions of the housing (excluding the OSM and bias
connectors) are 14.g cm x 5.7 cm x 2.6 cm.
2. Bias Shutdown Circuit
To shut off the IMPATT amplifiers when the rf input drops below the
threshold level an rf detector-activated bias :witching circuit with temperature
compensation is used. The signal is sampled at the output of the FET preamplifier
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Figure 28 Integrated Spacecraft Transmitter Amplifier
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by means of a 10 d8 coupler etched on the alumina substrate. Abeam lead
Schottky detector, a beam toad 10 pF capacitor, and a 4 l^ load resistor
constitute the rf envelope detector. Ths circuit schematic diagram is shown
in Figure 29. The major components of the circuit are the rf ^tector diode,
the temperature-compensating (TC) diode, the operational amplifier, a com-
pa stor, and a power-switching transistor. Both the rf and TC diodes are
identicaliy biased. The operation of the circuit is as follow:.
Under no rf^drive the voltage at the rf and TC terminals of tM Op-Amp
ire identical. Since the TC diode is another identiui deteetar dude (but
not embedded in any rf circuitry), these voltages will track with temperature
as the forward i
-
V characteristic changes with temperature. Conse^uentiy,
the output of the Op-Amp will main zero as tong •s the ssmpied rf is zero.
If the sampled rf is not zero, the detector voltage wilt drop, and a differen-
tial voltage will develop at the rf and TC terminals of the Op-Amp. This
differential is amplified by a factor of S and applied to the comparator. If
this differential voltage is higher than the fixed reference voltage at the
comparator terminals, the output of the comparator wilt supply base current to
the power-switching transistor (a Dar{ington pair) and switch on the primary
39 V source to ail the bias resistors that connect in series to the various
IMPATT diodes in the amplifier. Since the reference voltage at the comparator
is adJustable via a miniature potentiometer, the level of rf drive that turns
on the bias circuit can 6e adjusted. This potentiometer (Figure 28) is
screwdriver-adjustable.
3. Into rg ated A_li.fie^r_Pe_^r,^form+anc^,
Following assembly and testing, the three component amplifiers were
integrated in the final amplifier housing as shown in Figur• 28. The resultant
15 GHz amplifier module has an output power of 4 W (36.1 dMn) with 56 dd gain
at an input of •?0 d9m and 66 d8 gain at an input of -30 d9m. Since the IMPATT
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stages are operating in the injsction-locked oscillator mode, • shut-down
circuit cuts ofi' bias to the IMPATTs wl»never tM input power drops below
-;5 d1m. A locking bandwidth of greater than 250 MHt is achieved for all in-
put levels between -;0 and -20 dsm at room temperature, at 0'C, and at 50'C.
Ths overall do-to-rf efficiency, including ail active and passive bias
circuitry, is 10.87. Dc input power is applied via three external pin con-
nections. The voltage: and currents to these pins are:
39 v, 886 M1 to IMPATT stages (including active bias circuits)
b V, 490 mA to FET drains	
FET stages (b),
-1 V, 0 mA to FET galas
Ali four IMPATT diodes used in the 1 W driver amplifier and in the final balanced
power stage are from the best diodes processed to date and are from slice #77C1-
79III. These diodes offer high power and efficiency and incorporate the TiW
barrier for high reliability.
Measursments of amplifier gain and power output versus frequency and of
Locking bandwidth were performed at three different ba:eplate temperatures, 0°,
25' and 50'C. Third order intermodulation distortion measurements were performed
at room temperature for the Integrated amplifier •s well •s for the FET six-stage
preamplifier. The IMPATT bias supply shut-down circuit was checked at the three
different temperatures for proper operation. Figure ;0 sFxaws the rf output
power over the specified frequency band of 15 GHz, #125 MHz, for the three
temperatures, The output paver is seen to vary no more than 0,5 d9 for any
frequency within the specified bandwidth over the temperature range of 0° to
50'C. At 25°C the output power varies less than 0.25 d0 over the specified
frequency range. Since the IMPATTs are operating in the injection-locked oscil-
lator mode, very tittle output power variation is observsd with changes in input
power. Over the input range of 
-30 dBm to -20 d8m the output power varies Less
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than 0.2 d8 at 15 GHz for all three temperatures measured. The
width, however, is about 560 MHz at -30 d8m and more than 1 GHz
input power. No spurious signals were observed in the specifies
band for all three temperatures. Figure 31, for example, shows
spectrum of the amplifier while i.t was operating at a baseplate
of 50°C.
locking band-
for -20 dBm of
i frequency
the outpu t
temperatu re
Figure 32(a) shows the third-order intermodulation measurement results
for the total integrated amplifier. Two -33 dBm input signals separated by
approximately 10 MHz were applied to the amplifier. The third-order products
are down in power from the two main signals by 8 or g d6. This is due to the
power saturated operation of the IMPATT stages. Figure 32(b) shows the correspond-
ing output power spectrum for two -23 dBm signals.
Table 5 summarizes the locking bandwidth characteristics of the amplifier.
As expected, the locking bandwidth decreases with increasing temperature. At
50°C some spurious signals 30 d8 below or laser were observed at 14.4 GHz when the
input signal was at 15.2 GHz, and some low-level spurious signals (out of the
specified operating band) were observed at an input signal frequency of 14.94 GHz,
Otherwise, the amplifier tracked the input frequency across the entire locking
range.
Finally, Figure 33 shows the measured AM-to-PM conversion characteristics
for the amplifier. The measurements were made at a baseplate temperature of 25°C
and at three frequencies (14.9, 15, and 15.1 GHz) over the specified input range
of -20 to -30 dBm, For these measurements the phase angle for an input power of
-20 dBm was arbitrarily set at 0°. It is seen that the worst-case average
AM-to-PM conversion over the -20 to -30 dBm input range is 4.5°/ dB.
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Figure 31 	 Spacecraft Transmitter	 Amplifier Output Spectrum at 50 °C
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Figure 32 spectrum Analyzer Display of 4 W Amplifier Output With
(a) Two -33 dBm input signals
(b) Two -23 dBm input signals
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Table
locking Bandwidth Characteristics of
Spacecraft Transmitter Amplifier
Input Power	 Locking Bandwidth
	 locking Limits
(dBmj	 (MHz)	 (15 6Hz ^ MHz)
T = 0°C	 -30	 620 -	 -160, + 460
-25
	
900	 -300, + 600
-20
	 1,440
	 ^-720, + 720
T = 25 °C	 -30	 560	
-160, +400
-25	 1, 010	 -470, + Si+O
-20
	 1,370	 -800, + 570
T a 50°C	 -30	 380
	 -150, + 230
-25	 450	 -150, + 30t^
-20
	 1,180	
-700, + 480
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SECTION IV
IMPATT RELIABILITY STUDIES
Ail the devices employed in the studies discussed in this section utilize
the high reliability metallization systam described in Section II.C. Following
an introduction in which the pertinent reliability theory is presented, the
techniques employed to measure thermal impedance are discussed. Then, the
results of three reliability tests are presented in separate subsections.
These test are temperature stress, do bias-temperature stress, and rf bias-
.	 temperature stress.
A.	 Introduction
The mean-time-to-failure (MTTF) of semiconductor devices is found to be
proportional to
exp CEAIkT^ ,
where EA is the activation energy of the dominant failure mechanism,
k is the Boltzmann constant, and
T is the temperature in Kelvins.
This relationship is valid provided a single failure mechanism is dominant over
the temperature range of interest. By measuring the MTTF at different temperatures,
the activation energy may be determined, and the MTTF at any temperature within
the applicable range can be protected.
Table 6 shows the activation energy of GaAs IMPATTs incorporating various
barrier metallizations published by other investigators. Since the TiW barrier
metallization can be expected to have a similar activation energy, we wilt hence-
forth assume an activation energy of 1.6 eV. Clearly, our choice is somewhat
conservative. It should be stressed that this activation energy is meaningful
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only when the dominant failure mechanism is that due to the interaction of the
GaAs with the barrier metal. Consequently, any accelerated life test must be
carefully devised so that extraneous failure meehanisms are not introduced.
For example, a bias-temperature test conducted in the presence of ,ambient
contaminants may result in early failures at the mesa surface and thereby
become the cause of the principal failure mechanism.
Once the activation energy of a particular device configuration has been
determined, accelerated life tests can be conducted. From such tests the MTTF
at normal operating temperatures can then be predicted. The life test acceler-
ation factor (LTAF) is the ratio of MTTFs,
LTAF = (MTTF)Tl = Cexp EA (1	 _ t 1 1
(MTTF T2 	L	 k `T I
	T2/J
As will be shown in Section IV . B., the Junction temperature of the IMPATTs
under normal operating conditions, denoted T J ( ref), is 200°C [this value for
TJ (ref) will be used henceforth]. Letting T l represent TJ (ref), then the LTF^F
for any other temperature T2 can be calculated by using Equation (2). For
example, if T2	275°C, then the LTAF is 215.
8.	 Thermal Impedance, RG
In this subsection we present R8 calculations employing a thermal circuit
model, a technique for determining Rg by using the device reverse bias character-
istics, and the results of some thermal impedance experiments.
1.	 Thermal Circuit Model
petalled thermal impedance calculations of the IMPATTs have been made
by taking into account the materials and geometries affecting the thermal circuit;
(2)
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figure 34 shows a typical thermal circuit employed for such calculation:. Ths
thermal impedar,:s within the IMPATT structure, including the metallizations up
i
to the plated Au heat sink, is calculated by consideration of the distribution
of the dissipated power and the thermal conductivity of materials through which
it flows, The heat flux is assumed to spread through a trunu ted conical cross
f
section of angle ^A. The thermal impedance of a semi-infinite heat sink is
1
kr	 '	 •0
where k is the thermal conductivity and c o the radius of the heat source. The
thermal impedance of•a conical section is
dRg = k ^ ^
rrr (z)
where
r (z)	 ro + z tan ^
Integrating from zero to infinity results in
1
R8 = rrk tan ^ ro
to obtain
^	 tan' 1
 4!n _^ 52°
It is worth noting that ^-ertain case structures have been treated more exactly
by Kennedy i3 ; the results obtained under the abovs assumption for those case
structures compare very well with those obtained by the more exact computations.
0.42 mm
17 mils
l0^
IMPATT
0
Z
Semi-infinite
Heat Sink
} R80	 1.92°C1W
R81 ^ 11.55
R82 = 2.16
} Rg3 ` 3'03
2.91 (Cu)
3.68 (Au)
Total	 21.57-22.34°C/W
R8 for IMPATT on semi-infinite Au heat sink = 17.54'C/W
Figure 34 Thermal Circuit Model for Thermal Impedance Calculation
75
In Figure 34, a 100 Nm IMPATT [typical 15 GHs IMPATTs have 100 to 140 µm
(4.0 to 5.5 mii) diameters] attached to a 0.25 mm (10 mii) thick Au plate heat
sink is shown soldered onto a semi-infinite heat sink. This configuration is
representative of the the rnal circuit of the IMPATTs in the delivered amplifier.
As previously indicated, the IMPATT mesas are fabricated on 0.5 mm {20 mil)
centers. The heat :ink is thin sawed with a TS µm (3 mit) wire saw to result
in a 0.42 mm (17 rtii) square heat sink. The $096 Aul20X Sn soldsr Joint is
assumed to bt free of voids and to be 25 µm (l^mil) thick, as typically
observed on cross-section specimens.
For the thermal circuit of Figure 34, a thermal impedance of 21.6 -
22.3• C/W is obtained;.for a packaged device (see Figure 13}, a thermal impedance of
26.1'C/W is obtained when the screw thread boundaries ar• •ssumsd to be perfectly
mated. If the IMPATT is mounted directly nn a semi - infinite Au heat sink, an R 8 of
11.6°ClW is obtained. Thus, the thermal circuit of Figur• 34 is degraded by 2 7°,^
from the "ideal," where most of the degradation is due to the solder Joint. Accord-
ingly, the design of the thermal circuit is considered satisfactory.
2.	 Determination of Rg using the Reverse Bias Characteristics
Figure 35 shows the idealized reverse bias characteristics o f an IMPATT
under avalanche conditions at three constant Junction temperatures. Since the
dic+de voltage is a function of both current and temperature, the differential, dV,
is given by
dV	
a
II d I + aT dT .	 (3)
Also
dT	 dT	 dT
R8 ^ OP d '!I ^ VdI + Idy
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If the measurement is referenced to zero current such as paint V(O^T I ) in
Figure 35, :;hen
R ^ dT	 (4)
6	 VdI
9y manipulating •nd combining Equations (3) and (4), ws obtain
dVIdI - 7^V IR8 ^	
V aV aT
To utilize Equation (5), the reverse voltage is measured, to four
significant figures, at reverse bias currents between 10 •nd 50 mA in § mA
increments with the heat sink maintained near room tempsrature. The measurement
is repeated in the heat sink at ^• 80'C. The data are analyzed by linear
regression to obtain dV/d2 (T I ), V (O,T 1 ), V (O,T2 ) and thereby aV/^T; typically,
the correlation coefficient of the data is 2 0.998. It is worthwhile to note
that the leakage current is typically « 10 mA; when this is not the case, such
data paints are discarded. The space charge rssistance, aV/^+I, is most easily
measured with a vector ohmmeter; this measurement is made at 2§ and ... §0 mA
with the heat sink at roam temperature at 1, 3, and 9 MHz. tare is taken that the
diode is not oscillating. Further, a 400 tl series resistor is employed in the
bias circuit to isolate the power supply's internal resistance from the
measurement.
Analysis of the errors associated with measurement inaccuracies
indicates a maximum possible (worst-case) error of ^ 119 in the determination
of R8 ; the probable error is s §^. Accordingly, high confidence is placed on
this measurement technique.
AI! measured values of thermal impedance contained in this report
were obtained by the method just described except for those cases where it is
explicitly stated otherwise.
(§)
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3. R^ Experime`nt_s
Four LHI. IMPATTs with known Re 's in the 18 to 19°C/W range were
measured. Initial measurements resulted in Re's ranging from 31 to 38°C1W.
It was determined that the discrepancy was due to the added thermal impedance
of two screw thread boundaries. When thermal compound was applied to these
screw thread boundaries, thermal impedances of 19 to 21°C/W were obtained,
indicating that our measurement technique is satisfactory.
In a second experiment, seven diodes were specially prepared for thermal
impedance measurements, The diodes were mounted in special packages with a
massive heat sink; also, this arrangement had only one screw thread boundary to
the heat sink. The diode areas were measured, and a simple 50 , 8 µ m (2 mil) wire
was bonded to the mesa top.
The thermal impedance, R 8 , of each diode was then measured by three
different techniques: (a) the reverse I-V method previously described, (b)
an infrared radiometer method, and (c) a liquid crystal method. The results
are shown in Table 7. Also shown are the calculated Re 's for the device/package
combination employed; in these calculations the screw thread boundary is assumed
to be perfectly mated to a semi - infinite copper heat sink.
It is apparent, that the liquid crystal method of R e mE^surements is not
adequately reproducible due to the subjectivity required in the measurement. The
agreement between the other two methods is good. Except for one case, the
radiometer technique results in tower measured values of R 8 ' s; this is because
the temperature at the mesa periphery is somewhat lower than the average
J.
junction temperature.^^ Accordingly, the IV technique is judged the more accurate.
This experiment also verifies the validity of the IV measurement technique.
^^ The junction temperature is a function of r; it is highest at the center of the
diode and decreases toward the periphery.
19
-...
Tabie
Thermal Imaedance Measurements ^ Different Techniques
D code 1 2 3
Diode Area
(10'1+ cm2 units) 1.05 1.65 1.92
Ideal Rg	(°C/W) 19.4 15.0 13.7
Measured R8(°C/W)
I -V Method 45.9 34.8 35.7
Radiometer Method 40.5 28.7 Shorted
Liquid Crysta l
Method
Trial	 i 31.8 36.0 -
Trail	 2 50.0 38.1 -
Trail	 3 41.9 37.6 -
4 5 6 7
1.33 1.52 1.16 1.16
16.9. 15.8 18.3 18.3
32.8 38.7 31.4 63.8
25.9 33.4 32.4 .40.5
34.1 48.3 33.1 45.4
31.3 52.6 36.8 53.0
28.7 39.4 34.3 52.4
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In a third experiment, 16 diodes were mounted in the special package
with the massive heat sink. The measured R e 's ranged from 3; to 47°C/W,
considerably greater than expected from thermal circuit calculations. The
deviation between expected snd measured R e 's could not be attributed solely to
imperfect screw thread boundaries and/or to metallization/solder Joint
imperfection. For such a Large sample population, some of the diodes would
exhibit Re's close to expected values. Furthermore, the discrepancy could not
be due to measurement technique, since it was confirmed by the two previously
described experiments.
Accordingly, the diodes were closely inspected. It was found that the
typical size of the plated heat sink was only 0.32 mm (12.5 mils) square. This
unexpected result was probably due to the ductility of gold, which "tears" to a
greater extent than was anticipated, Recalculation of Re for the smaller heat
,sink size resulted in Re's of 35 to 39°C/W for device diameters of i00 to 140 u m.
This problem was discovered toward the end of the program, and corrective
action could not be undertaken. Such corrective action would be to place the
mesas on 0.75 mm (30 mil) centers; parenthetically, the mesas were put on 0.50 mm
centers in order to obtain a maximum number of diodes from each slice. Other easily
implemented improvements are thermocompression bonding of the plated heat sink and
reducing its thickness to •r 0.15 mm. With these improvements, thermal impedances
close to the ideal of 17.5°C/W should be realized,
It should be noted that the IMPATTs employed in the delivered amplifier
are of larger diameter. Although their R e 's were not measured, their rf performance
characteristics, together with the power dissipation in them, suggest R e 's of less
than 30°C/W.
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C.	 Temperature Stress Test
.,	 ^.
Devices from lots 77C1-77-III and 77G1 '7g-III ware employed for this
investigation; both incorporated the high reliability, barrier metallization
system. Lot 771II had Schottky barrier back contact3, white 79III had ohmic
back contacts.
The rf performance of unstressed devices from each^lot was characterized.
A total of 73 unpackagad devices ware stressed at 400°C in a dry N 2 ambient.
The forward and reverse characteristics of all devices were checked periodically,
as were the impurity profiles of •r 15^ of the devices. Samples were taken at
80, 285, and 400 hours, and then packaged for testing. The rf performance of
the stressed population did not differ from that of the unstressed population.
No failures were observed for the devices stressed for 80 hours and 285
hours. (The failure criterion was defined as a change of z 20^ in the breakdown
voltage.l Only four of 35 devices stressed for 400 hours failed. No significant
changes in the do characteristics of the IMPATTs were observed. Typically, break-
down voltage changes were < 8°^ with a slight softening of the breakdown character-
istic. In addition, 15 devices From lot 79III were stressed far 100 hours at
475°C (equivalent to 1600 hours at 400°G); only three failures occurred.
Table 8 shows the rf performance results for all devices tested that had
been temperature stressed at 400°C for 400 hours (Group III) and at 475°C for
100 hours (Croups VII and VIII). The efficiencies and output powers are typical
of those obtained from unstressed devices. Some of these devices were purposely
not etched after mounting (as is usual); this indicates that the temperature
stress is not detrimental to the mesa periphery.
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No failure analysis of the failed devices was made. However, one failure
(VII-7) had been profiled before stress. After stress, the impurity profile was
completely altered, suggesting that the barrier metallization for this device
was defective. The original breakdown characteristic was not recoverable by
repeated etching of the mesa periphery.
Our conclusions from this experiment are as follow: (1) The barrier metal
is stable and effectively counteracts any deleterious metallic and metal/semi-
conductor interdiffusion. (2) A high temperature nitrogen ambient is not
deleterious to the mesa periphery. (3) Aback contact barrier metal is not
required to inhibit Au diffusion from the back contact for the 12 µ m high mesas
typically fabricated.. (4) An MTTF > 1.8 x 108 hours is predicted for a Junction
temperature of 200°C.
D.	 Non-Rf Bias-Temperature Stress Test
A life test station to bias-temperature stress (BTS) IMPATTs under non-
oscillating conditions was fabricated. Each diode's bias current could be
separately controlled. To protect against large input power when failure occurs,
bias shutdown protection was provided for each diode; this allows the diodes to
be subjected to failure analysis. The heat sink temperature and each diode's
voltage were monitored by a multichannel strip chart recorder.
Seven IMPATTs from lot 77III were employed in this test. The devices were+
biased to dissipate the same amount of power dissipated as when the devices were
operated in the waveguide cavity at the peak efficiency point. The heat sink
temperature was varied between )03°C and 166°C during the test duration of
360 hours.
All but one of the devices failed at the completion of the test. The time-
to-failure of each device, including the equivalent time accumulated by the
84
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device that did not fail, is shown on a log-normal plot is Figure 36. Eath
failure is plotted at the mid-point of its interval. The straight line is
fitted to the data by linear regression, resulting in an MTTF of 7.6 x 106
hours, A t-test result of 7.65 is obtained, indicating a 99.9'^level of
certainty that the data are correlated and have a log-normal distribution.
No changes in the rf or do characteristics were observed when the devices
were periodically rf tested. It is worth noting that the device operating
voltage was relatively constant during most of the test. For some devices this
voltage began to increase more rapidly a few hours before failure; in these
cases it is believed that this increase was due to an increase of tha devices'
thermal impedance. All failed devices were uncapped and recovered by a slight
mesa etch. The efficiencies of the recovered diodes were measured and found
to be essentially unchanged by the life test. It is concluded that the
predominant failure mechanism far the devices of this test is related to surface
rather than bulk effects,
E.	 Rf 8ias-Temperature stress Test
A preliminary rf BTS test was conducted. Seven packaged devices were
individually step-stressed in a waveguide cavity to heat sink temperatures as
high as 165 ° G. Oata analysis resulted in an MTTF of 9 x 105 hours for T. ( ref) _
1
200°C. Examination ^,,nder. high power microscopy did not reveal the cause of
failure; as before, failures were recovered with a slight mesa etch. The probable
cause of these failures was traced to the lubricant of the micrometer controlling
the sliding short. Accordingly, a more elaborate test was undertaken to remove
this extraneous factor of a contaminated ambient.
Figure 3^ shows various perspectives of the life test station employed for
this experiment. A power supply delivered bias to a distribution system with
controls to adjust each diode's bias current. To protect against large input
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Figure 36 Results of Bias-Temperature Stress Under Non-Oscillating
Conditions
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Figure 37
	 (Continued)
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power when failure occurs, bi.a snuwv^n N^vwa. ^avn poi fr^v• +,rc.. ^v^ a^..^.
diode; this permits the diodes to be subjected to failure analysts. A 25 C^
aeries resistor is placed in close proximity to each diode to suppress oscillation
In the tong bias leads. The heat sink temperature and the voltage of each diode
were monitored by a multichannel strip chart recorder.
A low velocity, dry N 2 gas stream was directed at each device to reduce
the possibility of ambient contamination. An apparatus that pumps heated silicone
diffusion pump oil (OC704), selected for its low vapor pressure, was connected
to the heat sink. The oil bath was purposely located at a distance fr^n the
heat sink to reduce the possibiity of contamination. Further, in order to
periodically characterize the devices at room temperature . heat sink, the bath was
provided with a cooling coil, To ensure heat sink temperature uniformity, 318-
inch stainless-steel tubing was employed between the oil bath and heat sink.
(The minimum fluid flow rate was 13 liters/hour and increased rapidly with bath
temperature.) The oil bath temperature (aver a 15 to 140°C range) was regulated
by independent controls, resulting in a heat sink variation of t 1°C during each
stress step.
Oscillator test circuits having a configuration practically identical to
that employed in the MIC amplifier application were employed. Figure 15 shows
one such circuit with the OSM output connector. For operation on the life test
statio^^, a stainless-steel semi-rigid coaxial cable (RG#402U) was connected to
the output OSM connector and terminated with a 20 dB attenuator pad. Thus,
the attenuator was physically distant from the test circuit and experienced a
room temperature ambient. The output power was monitored simply by conne^^in q a
power meter to the output of the attenuator.
Ten oscillator test circuits, using IMPATTs from lot 79III, were employed
in this investigation, These oscillators were subjected to five stress steps
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of 500 hours each at heat sink temperatures of 25, 50, 75, 100, and 125°C.
At ail times, the operating bias was adJusted to obtain maximum output power
from each oscillator. The operating voltage, current, and rf output were
periodically recorded. At the end of each stress step, de and rf character-
izations were made with the heat sink at room ten^erature; in addition, the
thermal impedance was remeasured.
Before the results of this investigation are detailed, it is important
to discuss the temperature behavior of the:e oscillators. Table 9 show: this
behavior for an unstressed oscillator. The data :how that as the heat sink
temperature was increased, the output power and efficiency decreased appreciably.
These were then improved by retuning the oscillator while the heat sink was at
elevated temperature. When the heat sink temperature was detre•^sed, the output
power and efficiency increased slightly but were significantly lower than those
obtained under the original circuit configuration. Upon retuning at the lower
heat sink temperature, the original oscillator characteristics were recovered.
These same features were exhibited by the oscillators under life test. In
addition, the IMPATTs showed gradual changes in electrical characteristics under
continued stress. This combination of high hest sink temperature and gradual
changes in device characteristics resulted sometimes in the IMPATT of the oscillator
having a lower Junction temperature at higher heat sink temperature and vice versa.
The only practical remedy vas to chip-tune the oscillators at elevated hest
sink temperature. There was appreciable risk of ruining some of the oscillators
during this chip-tuning operation. It was performed shortly after the start of
the 100°C stress step, however, since by that time the oscillators had accumulated
a considerable amount of time and hence such failures would not be catastrophic
to the experiment. Four oscillators failed as a result of the chip-tuning
procedure.
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Shortly after the start of the life test, two oscillators failed. One
failed after three hours and can be considered an infant failure. The second
failed due to detuning; it operated in this condition for 60 hours and with a
dissipated power of 11.9 W before fatting. TMs• units were replaced and are
denoted with an "A" to distinguish them from the original unit:.
The oscillators were completely characterized at tha start of the fife
test; the most pertinent data are summarized in Table 10. Table 11 shows the
history of oscillator #8 through the life test cycle; its behavior was representa-
tive of that exhibited by the other oscillators. Note that its spectrum when
mtasured during the 75^C strsss step was unchanged from that initially obtained;
this was also true of the other oscillators.
The most important feature of Table 11 is that the IMPATT characteristics
change graduaity with time. This was especially evident from the thermal impedance
measurements mach after the completion of each stress step. Although R9 was
essentially unchanged in the course of the experiment (as anticipated, because
the thermal circuit is not expected to change), the quantities V, dV/dI (T l ), etc.
that were used to calculate Re did changa significantly. The effect of the
gradual change in IMPATT characteristics is readily seen from the data upon
caaoletion of the 100'C stress step. Without the tuning chap, the circuit reverts
to its o;iginat configuration, and significantly tower output power is obtained;
with chip tuning. the power level obtained •t tM start of the test is restored.
The necessity for optimization of the device-circuit interaction is further
vsrificstion of the gradual change that takes place in the IMPATT.
The observed change in IMPATT characteristics may be caused by defect motion
in the Junction region and/or by a very slow reaction (though much slower than the
Pt/GaAs reaction) at the intermetailic/GaAs interface. These processes may be
assisted by the presence of hot carriers, since the change in breakdown voltage
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Tab le , l 1.
Behavior of Oscillator ^8 During rf BTS Life Test
Re
Stress ^o Io P 'CI ^g Measured
Ste	 °C ,^ ^mA^ rf °^ ^ ^V) °C/1+r Comments
25 28.6 317 1.32 15.0 16.10 -
z9.o 253 1.35 18.4 17.42 38.2
50 30.1 238 1.32 18.4 - -
30.7 223 1.32 19.3 18.48 39.1
75 32.6 209 1.29 18.9 - - Clean 15,45 GHz spectrum
32.2 187 1.32 21.9 19.35 37.4
100 35.6 126 0.45 10.2 - - w/o chip tuning
34.2 158 0.94 17.5 - - Chip tuned
32.1 144 0,77 16.6 - - w/o tuning chip
32.4 223 1.32 18.3 20.29 38.1 Chip tuned
125 37.1 104 0.30 7.7 - -
33.1 144 0,80 16.9 - - w/o tuning chip
33. 2 231 1.32 17.2 20,95 34.5 Chip tuning
.. Zero Current Intercept
Notes: First lines) denotes results under stress	 temperature at start of step.
Second lines) denotes results with heat sink at room temperature at
completion of the stress step.
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of the temperature stressed diodes (See Section IV.C) was significantly less
than that encountered in this experiment, even though much greater temperature
_^ ess was applied in the former case. Most of the oscillators accumulated
considerably more than 10 5 hours before the change in IMPATT characteristics
required chip tuning; this statement is based on the dependence of the life-test
acceleration factor on junction ter.iperature. If, on the other hand, the presence
of hot carriers is primarily responsible for the change in IMPATT characteristics,
then the statement is invalid. Although the data base does not clearly establish
whether the dominant driving force that limits device reliability is temperature
or bias current, it does strongly suggest that bias current effects are dominant.
Finally, it is important to note that IMPATTs in the delivered amplifier will
exhibit the same gradual change in their characteristics as observed in the
oscillators. Further, until the dominant mechanism for tF^e change in IMPATT
characteristics is identified, it is not possible to predict the MTTF for the
amplifier.
Assuming temperature to be the cause of the dominant failure mechanism,
Table 12 shows the equivalent time accumulated by each IMPATT. On completion of
the test, two devices had failed normally, four failed while the oscillators
were undergoing chip-tuning at elevated temperatures, and four had not failed.
Assuming they hzd all failed normally by the end of the test, the time-to-"failure"
is plotted on log-normal graph paper as shown in Figure 38. The "failures" are
plotted at the end of each interval, and all data are included to provide the
most conservative MTTF for the data. As before, linear regression is used to
fit the data. An MTTF of 5.5 x 10 5
 hours is obtained. A t-test result of 8,08
is obtained, indicating a level of certainty > 99.9% that the data are correlated
and have a log-normal distribution.
Figure 39 shows SEM photographs of two IMPATT failures (by shorting) as removed
from the life-test station. Note the bevel on the mesa surface; this desirable
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feature is purposely intended to reduce the surface electric field, thereby
improving reliability. It appeared from the SEM analysis that the straps to
the IMPATTs were shorting to the heat sink. Upon removal of the straps, both
devices were still shorted. Tn the vicinity of where the strap leads away to
the MIC circuit, a discoloration typical of electric discharge was observed
at the vicinity of each device. It is not known if this was caused by the
strap shorting, thereby causing the IMPATT to fait. It should be noted, however,
that in preparation of such circuits the mesa top is purposely arranged to be a
few mils below the MIC circuit with the strap slanting upward and ,away from the
heat sink; see Figure 15.
Table 12 shows the results of failure analysis. Only three of the IMPATTs
were shorted; the other mesas had not failed. Two of the shorted devices
recovered to their original characteristics by slight etches (s 10 µm) of thc^
mesa peripheries; the other was inadvertently over-etched. A^ before, this
suggests that device failure is surface rather than bulk-related.
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SEC„ TION V
CONCLUSIONS AND RECOMMENDATIONS
The single most important factor in the realization of high-efficiency LH^
IMPATTs for this program has been the construction of the idealized model. The
design window obtained from this model resultod in the specification of the
material parameters. Material characterization was then employed to identify
those slices capable of producing high efficiency devices. The model was also
very useful during device fabrication; for each slice with particular values of
ND
 and Q, the optimum value of X P was determined and implemented by anodic
thinning during fabrication. As a result, slices with ^. 16°^ efficiencies were
routinely fabricated, while slices exhibiting efficiencies z 20q° were obtained
from ^ 25°^ of the slices processed.
The principal difficulty encountered in the production of high-efficiency
IMPATTs in this program was related to material fabrication. The present material
fabrication technology results in considerable scatter in the more impo^^ant
material parameters. Accordingly, considerable effort was directed toward
material characterization to identify the useful material; about )5% of the
slices characterized were considered suitable for further processing. This,
together with material nonuniformity across the slice, makes high efficiency
IMPATT fabrication a time-intensive, and therefore a costly, process. However,
once an appropriate slice is identified, fabrication of high-efficiency IMPATTs
from the slice is relatively straightforward.
A reliable and accurate technique for measur ; ng the thermal impedance of
the IMPATTs, based on reverse bias characteristics, has been established. Its
veracity was demonstrated by comparison of thermal impedance measurements using
different techniques. An important feature of the technique is that it can be
employed while the IMPATT is embedded within the circuit of intended use. The
thermal impedances of the IMPATTs fabricated under this program have generally
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been greater than anticipated. The cause was traced to heat sink ^^tearing^^
during t^^e sawing operation, which resulted in smaller heat sinks than intended,
fortunately, readily implemented countermeasures are available to correct this
problem; such measures were not undertaken because th y: problem was discovered
toward the end of the program.
High efficiency GaAs IMPATTs with low-high-tow impurity profiles and nigh
reliability Pt/TiW/Pt/Au metallizations were subjected to three different stress
conditions. Temperature stress, non-rf bias-temperature stress, and rf bias-
temperature stress tests were conducted. Assuming temperature to be the cause of
the dominant failure mechanism, a mean-time-to-failure greater than 5 x 10 5 hours
is indicated by the stress tests. However, under rf bias-temperature stress, the
IMPATT characteristics were observed to change gradually with time. Such changes
are not believed to be significant when the device can be periodically retuned.
However, when the rf circuit is fixed, such changes can result in a significant
degradation in the output power because of less than optimum device/circuit
interaction,
The observed change in IMPATT characteristics may be due to defect motion in
the junction region and/or due to a very slow intermetallic/GaAs reaction at the
interface, These processes may be assisted by the presence of heat carriers.
Although the data base does not clearly establish whether the dominant driving
force that limits device reliability is temperature or bias current, it does
strongly suggest that bias current effects are dominant.
To determine which mechanism is dominant, further reliability work is
recommended. One possible experiment for such work is suggested: Ten MIC oscil-
lators that have near-ideal thermal impedances and are capable of withstanding a
temperature stress of ^ 300°C would be prepared, They would be thoroughly do
and rf characterized and the thermal impedances measured, These oscillators would
then be temperature stressed for a total of 500 hours at 300°C (which corresponds
to 5 x 105
 hours at 200°C), with the recharacterizations repeated at 100, 200,
101
and 500 hours. In the second hslf of the experiment the oscillators would be
biased to operate at maximum output power with a room temperature heat sink
(Tj ^ 200°C) for 5 x 103 hours. If larger changes in the IMPATT characteristics
should be observed in the second part of the experiment, then, clearly the
effects of applied bias dominate.
The realization of the 15 GHz, 4 W, 56 dB gain microstrip amplifier using
GaAs FETs and IMPATT diodes demonstrates the feasibility of utilizing both
devices in an integrated power amplifier, thereby taking advantage of the
unique characteristics of each. The FET preamplifier offers the advantage of
simpler, mere cost-effective circuitry (ro circulators are required); more gain
stability with changes in ambient temperature; and truly stable amplifier operation
at zero rf drive. The IMPATT devices operating in the injection-locked oscillator
(Il0) mode provide output powers in excess of 1 W in Ku-band, with good efficiency
and high reliability.
Although the 5 W goal was not achieved, several important features and
performance goals were realized in the 4 W delivered amplifier. Some of these
surpassed tiie performance requirements listed in Table 1, Over the specified
frequency band of 15 GHz t 125 MHz the bandpass ripple is less than f 0.25 d6 at
each ambient test temperature of 0°, 25°, and 50°C. At an input level of - 30 dBm
the gain of the amplifier is 66 dB, while at - 20 dBm a gain of 56 dB is achieved,
The rate of change ^f the gain with frequency is less than 0,1 d6/10 MHz within
the specified frequency band for all three ambient test temperatures, The
amplifier operates from 39 V, 6 V, and -1 V do power suppliers. Oc- to-rf
efficiency, including ali bias circuit losses, is 10,8%, No spurious signals
were observed in the specified operating bandwidth within 50 dB of the carrier
signal. Third-order i.ntermodulation measurements, however, revealed third-order
products within 8 to 10 dB of the two equal-magnitude carrier signals (^f ^ 10 MHz)
at a total output power of 4 W, This distortion is due primarily to the large
signal, nonlinear operation of the IMPATT stages. The amplifier weighs 444 grams
and occupies a volume of 220 cm3,
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Recommendations for future work include replacing the IMPATT driver stage
with an all-FET amplifier. This wo^^ld eliminate alt circulators and ferrite
material from the spacecraft transmitter. To reduce gain ripple, retain driver
amplifier isolation, and achieve better linearity, a balanced FET amplifier using
3 dB quadrature hybrids would be appropriate. A three-stage FET driver yielding
a 1 dB gain compression point of 32 dBm at an associated gain of 12 d8 is now
feasible using presently available 1 W FET devices at 15 GHz. This is contingent
upon demonstrating the required reliability of these devices. To achieve a 5 W
IMPATT power output stage repeatably, a higher yield of single-mesa diodes
capable of output powers of at least 2 W when tested in free-running microstrip
oscillator circuits must be realized.
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